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Integrated circuit design and • processing efforts are 
continually underway to reduce the number of discrete 
components on printed circuit boards. This reduction • 1n 
discrete components is both a cost savings and a performance 
improvement measure. 
Efforts to meet these goals must be performed as 
efficiently as possible. A design methodology and process 
technology that meets these goals in specific applications 
is CMOS gate array devices. 
This thesis focuses on the design verification of a 
dynamic random access memory (DRAM) controller for the Intel 
80186 sixteen bit microprocessor and four 256K DRAM'S. 
The design verification consists of timing and logic 
simulation that shows the DRAM Controller I gives the 
necessary arbitration and timing for Read/Write cycles and 
-0 
refresh cycles and satisfies the refresh time requirement 
for the DRAM's used. 
In addition this thesis also demonstrates the 
heirarchical design success using a Valid workstation for 
schematic entry, DECSIMt software for logic and timing 
verification, 
technology. 
and Toshiba's 2 micron CMOS gate array 




Efforts to reduce cost, • improve performance and 
introduce timely new products are necessary in maintaining 
or acquiring an advantage in the highly competitive 
electronics industry. System designers analyze areas that 
can be replaced by VLSI circuits in existing or new designs. 
The type of circuit chosen depends on system application. 
Circuits that need to drive currents use bipolar ECL or TTL 
transistors, while circuits that are low power and more 
dense use CMOS transistors. 
1.1 Processing Strategies 
Research in semiconductor processing • lS ongoing • 1n 
order to improve the circuit performance. This research 
establishes the processing parameters used in fabricating a 
particular family of integrated circuits. These parameters 
are determined through experimentation of test structures. 
These test structures consist of: 
(a) Transistors of • various gate lengths to 
··~ 
determine threshold voltages, depletion currents and 
breakdown voltages. 
(b) Diffusion resistors to check the resistance of 
the ion implanted source and drain regions. 
(c) Grids consisting of horizontal paths of metal 
layer one (Ml) and vertical paths of metal layer two 
- 2 -
(M2) to detect continuity, opens or shorts for both Ml 
and M2. Also checks M2-Ml shorts. 
( d) Dielectric capacitors to check dielectric . . 
breakdown for layer to layer isolation. 
(e) Ring Oscillator which is an odd number of 
inverters with the output connected to the input, used 
to measure propagation delays. 
It is obvious that producing and analyzing a test chip 
for each design is unfeasible. So once the parameters are 
established, many chips are designed and processed in the 
existing technology. 
1.2 Design Strategies 
The designers now have a choice of using full custom or 
semi-custom strategies. The selection depends on the type 
of circuit that is to be designed. 
1.2.1 Full Custom Design 
Circuits such as microprocessors and bus interconnect 
chips that I require exact capacitive analysis and timing 
simulation of each cell and between cells need to use full 
custom design. Full custom design is a strategy where each 
cell in the circuit is hand routed and simulated. These 
cells can be NAND gates, flip flops, registers, counters 
etc. Circuits that are full custom, though take many months 
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to design, have more exact simulations of the cells used. 
The designers have the flexibilty to change any cell's 
layout and can thus improve the system performance. 
However, not only is the design time long, but the wafer 
yield, which is the amount of good die per wafer, is low due 
to the chip's density. 
1.2.2 Semi-Custom Design 
Circuits such as a dynamic RAM controller and other 
microprocessor peripheral chips need to be introduced as 
quickly as possible and use semi-custom design. The turn 
around time between chip conception and actual systems must 
be as short as possible in order to secure a timely 
introduction of the sytem in the market. Two semi-custom 
designs, standard cells and gate array methodologies shorten 
the turn around time. 
1.2.2.1 Standard Cell Design 
Standard cell design uses cells from a library which 
contains cells that have already been simulated and entered 
into a layout structure from 
I previous designs. The 
advantaged of this approach is the obvious time reduction in 
design. A drawback is that metal routing is not optimized 
and therefore, will result in wasted area. 
- 4 -
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1.2.2.2 Gate Array Design 
Gate array design is potentially the lowest cost~of the 
three methods. The CMOS chip has organized rows of N 
transistors adjacent to P transistors with contacts ready to 
be open to form the appropriate cell. There are many 
vendors that supply the design tools that enable the system 
designer to transfer the schematic into silicon with 
software. Once the schematic has been verified, the program 
will automatically route the -cells on the chip. This 
greatly reduces layout time. Also, wafers have already been 
processed up to the metal one interconnect level of metal 
one to poly or diffusion. 
Figure la shows an example of a CMOS gate array cell 
and Figure lb shows an example of a NANO gate [13]. Figure 
2 shows a typical circuit layout [13]. The advantage of 
this approach is that both design time and wafer fabrication 
is greatly reduced. The disadvantage is that there is even 
more wasted area in this device than either the standard 
cell or full custom design. 
The gate array design in this thesis reduces the 
discrete TTL components on a printed circuit board onto a 
single gate array chip. Figure 3 shows the design approach 
used. First the schematic was entered as logic symbols on a 
computer aided design workstation manufactured by Valid 
Incorporated. Then a wirelist was generated that had all 
- 5 -
the gates connected in a format compatable to a logic and 
timing simulator. Then a netlist was generated that 
included all the timing delays of the Toshiba cells. This 
netlist was simulated using a logic and timing simulator, 
DECSIMton a VAXtll/780. 
The layout of this device is performed by a software 
program that automatically generates the routing of the 
device. However, this program is proprietary to Toshiba and 
is unavailable for this thesis. 
After the layout has been completed, the device I lS 
ready for fabrication. The final 5 masks, Ml Contact, Ml, 
M2 contact, M2 and Passivation I lS then given to the 
fabrication area. After the device is processed, it is then 
verified tt:ough extensive automatic testing. 
The schematic used in this thesis is a Dynamic RAM 
Controller for an Intel 80186 microprocessor system used by 
Compugraphic Corporation, Wilmington, Massachusetts .[7]. 
The schematic is found in Appendix 1. The schematic 
consists of discrete TTL components and a programmable array 
logic device. The reason for adapting existing discrete 
components onto a gate array integrated circuit is the cost 
reduction of eliminating printed circuit boards. 
The design verfication will show through logic and 
timing simulation that the gate array representation of the 
tTrademark of Digital Equipm~nt Corporation 
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discrete TTL components, will give the necessary timing and 
arbitration for controlling Dynamic RAM'S ' 1n a 
microprocessor based system. 
2.0 Principles of Dynamic Random Access Memories 
Dynamic Random Access Memories (DRAM's) and Static 
Random Access Memory (SRAM's) are used in systems that 
require both density and speed in its memory. SRAM's have 
typically been used in systems requiring fast memory access 
and cycle times between 35 and 55 ns at 70 C, and overall 
ease of use. SRAM cells typically consists of at least four 
transistors and two load resistors. The cell size, however, 
is about four times greater than a DRAM'S cell size. 
For systems that are primarily concerened with cost, 
the dense cell organization of the DRAM is used.Data access 
times range from 100 to 200 ns with cycle times around 160 
and 320 ns. Though these values are slower than a SRAM, the 
increase of density by a factor of four increases the memory 
capabilty and thus system performance. The drawback to 
DRAM's is not only their slight decrease in speed as 
compared to the SRAM, but in the DRAM'S need for refresh 
circuitry. This will be explained in a moment. 
2.1 Bit-Storage Cell 
DRAM'S achieve their low cost and high density due to 
- 7 -
the structure of the bit-storage cell shown in figure 4 
[10). The schematic is shown in figure 5. The bit storage 
cell consists of an MOS pass transistor attached to a MOS 
storage capacitor and is referred to as a 1-T cell. The 
storage capacitor is an MOS parallel plate capacitor, Cox, 
in parallel with either a pn junction depletion layer 
capacitor Cd, or an MOS surface inversion region 
I 1n 
non-equilibrium conditions, Ci. The bias-independent Cox is 
typically five to ten times larger than either Cd or Ci. 
The storage charge is an inversion layer charge stored 
in the potential well at the Si-Si02 interface and is 
obtained by tying the Storage Line to VDD. The logic "0" 
state is established by the electrons normally present in 
the N+-diffusion layer or the surface inversion layer. The 
logic "1" state is established by removing approximately 
1x10-6 electrons by the MOS pass transistor. 
2.1.1 Bit Cell Read or Write 
The cell is read from or written to by first applying 
VDD (5 Volts) to the gate of the MOS pass transistor. Data 
is written to the cell by forcing a high for a logical "1" 
or forcing a low for a logical "0" on the Column Address 
Line (also called the Bit Line) . 
. , 
When reading, a sense amplifier compares the charge 
present on the selected RAM cell to the charge of a "dumn,y 
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cell" which is charged to approximately VDD/2. 
Figure 6 shows a schematic of a gated flip flop sense 
amplifier (11]. Both bit line's "A" and "B" are precharged 
to VDD/2 by the "dummy cell" (the cross transistor then 
switches off). By selecting the word line of the cell the 
voltage difference between Cs and dummy line capacitor is 
compared as shown in figure 7. The signal that is sensed, 
is then refreshed to its original level. 
During a cell read, the stored voltage is diminished by 
~ 
the voltage division between Cs and the bit line capacitance 
Cb. The charge transfer ratio which is the amount of the 
storage capacitance that is transfered to the bit line is 
given by: 
T = Cs/(Cs + nCb) = 1/{l + nCb/Cs} < 1 (1) 
The value of Tis between 5-25%. To increase T and thus the 
signal, the bit line capacitance should be made as small as 
possible and the storage capacitance should be made as large 
as possible. 
Cb. 
Polysilicon bit lines are prefered to reduce 
There are various efforts to increase Cs. An example 
is the HiC cell which introduces an-implant (to "add" to 
Qss) and a deep p-implant to increase Cd. This results • in 
' an increase charge capacity per unit are 45-65 percent and a 
factor of three decrease in leakage current [12]. 
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2.1.2 Leakage and Refresh of 1-T Cell 
This charge storage in the "1" state will gradually 
discharge to the ''O" state due to leakage currents from the 
surface, substrate, MOS pass transistor and periphery as 
shown • 1n Figure 8 [2].After 2 milliseconds, the difference 
in stored voltage between a 1 and a O may be as little as 2 
V, so the data output signal may be as small as 100 mv (Cb• 
20 X Cs). Data from a three transistor memory cell is shown 
as an example in figure 9 [5]. 
To prevent data loss, the bit-cell capacitor must be 
periodically selected, the charge amplified (read), and 
recharged to it's original state. This process is called 
refreshing and should be performed every 2-4 ms [3]. 
2.2 Read Operation of DRAM 
A block diagram of a 256K X 1 b 't 1 ~ DRAM from Texas 
Instruments is shown in figure 10 [16]. It has a maximum 
row address access time of 200 ns, a maximum column address 
time of 100 ns and a minimum read or write cycle time of 330 
ns. The timing specifications of this device is shown • 1n 
figure 11. A basic read operation, whose timing is shown in 
figure 12, is as follows: 
First the row address strobe (RAS) control signal 
becomes active low. The data on the bus (AO - AS) is then 
decoded by the row decoders as the row address. 




address set up time, tsuR, is zero). Then the read signal, 
(W high), becomes active and turns on the sense amp. Next 
the column address strobe (CAS) turns active low, a maximum 
of 90 ns after RAS low (tRLCL). This timing specification 
of 90 ns guarantees the quoted access times in figure 11. 
The CAS control signal stays active low a minimum of 
100 ns to allow the column address on the data bus (AO - A8) 
to be decoded by the column decoders. The column address 
must be held a minimum of 50 ns (tCAH). Each column line is 
connected to a sense amplifier. As previously mentioned, 
this sense amplifier detects the millivolt differences 
between a high and a low. 
2.3 Write Operation of DRAM 
Figure 13 shows the write cycle timing. This • 1s very 
similar to the read cycle timing and is as follows: 
First, the row address is decoded after RAS becomes 
active low. Then, after tRLCL of 90 ns maximum, the column 
address is decodes after CAS becomes active low. Then the 
write signal is active (W low) which turns the sense 
amplifier's output to a high z state. W must be held at 
least 160 ns after RAS is low (th(RLW)) and 150 ns after CAS 
is low. (th(CLW)). The write cycle pulse duration must be at 
least 55 ns (tw(W)) and the data hold time after W low is at 
least 55 ns (th(WLD)). The word line and the bit-sense line 
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of a particular cell are thus tied to VDD. Then data can be 
transferred to the storage cell from the column line. The 
e 
minimum write cycle time is 330 nanoseconds. 
2.4 Refresh Timing and Techniques 
Figure 14 shows the timing of the RAS-Only refresh. 
The difference between this cycle and a read cycle is that 
the CAS signals are always inactive in the RAS-only refresh 
mode. Thus, every column in the row sent is refreshed 
simultaneosly due to the fact that each column has a sense 
amplifier. 
The most common technique is called RAS-Only refresh. 
However, any read-modify-write cycle of a microprocessor 
will refresh the particular cell used. But the 
microprocessor cannot guarantee that each cell will be 
modified in the 4 ms allowed. Therefore, there is the need 
for timing between Read/Write operations and Refresh 
operations. 
The timing of refreshing • 1S important for system 
performance. The first technique is burst refreshing which 
waits the full 4 ms and then refreshes all 256 rows. This 
has the disadvantage that no read or write cycles can be 
performed for the full 256 cycles. This severely limits the .. 
worst case response time to interrupt and becomes worse as 
the size of the memory is increased. 
- 12 -
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The second technique is called transparent refresh, 
which will insert a refresh cycle between fetching first 
opcode, decoding it, and fetching the second operand. If 
the status of the CPU can be examined to determine which 
cycles are opcode fetches, a refresh cycle can be ·performed 
immediately afterward. In this way refresh cycles would 
appear transparent because they would not interfere with 
read or write cycles. The disadvantage in transparent 
refresh is if ~he microprocessor stops fetching opcodes for 
very long due to a HOLD, extended DMA transfers, or when 
under hardware emulations, no refresh cycles will occur. 
Also, high speed microprocessors do not allow sufficient 
time between opcode fetches and bus cycles for a complete 
RAM refresh cycle. 
The third technique is distributed refresh. This 
technique refreshes one row every 4/256 ms. This technique 
has the advantage of allowing the microprocessor to continue 
its functions and at a periodic count, is interrupted for 
the refresh of one row. 
The complex timing requires circuitry to arbitrate 
between a read/write cycle and a refresh cycle. In a 
microprocessor system, this function is performed by a DRAM 
Controller. 
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3.0 Dynamic RAM Controller 
A block diagram of the DRAM Controller is shown 
I 1n 
Figure 15. There are two counters, nine three-to-one 
multiplexers, a programmable array logic (PAL) (9), two D 
type flip flops and twelve simple 74LSTTL series gates. 
Appendix 1 contains the logic diagrams of each cell of the 
DRAM Controller. 
3.1 Interface of DRAM Controller, 80186 
Four 256K DRAM'S 
Microprocessor 
Figure 16 shows the 









The 80186 sends the Address/Data signals on the 
AD0-AD1S bus. The DRAM Controller uses ADO and AD19 along 
with BHE to determine which RAS and CAS to use. The DRAM 
Controller also uses AD1-AD9 as the Row Address or data and 
uses AD10-AD18 as the Column Address. 
The Data Enable signal (DEN) is connected to the Memory 
Enable signal (DYMEMEN). These are used as an address 
latch. The Write signal (W) is connected to the DRAM 
Controller signal Write (W) and determines whether a memory 
read or write occurs. 
The Address/Data Bus is also connected to the four 256K 
DRAM'S. The array of four 256K DRAM's is shown with the 
- 14 -
labels, 0, 1, H, and L~ The RAS and CAS control signals are 
then connected to the proper DRAM. The output of the DRAM 
is then connected back to the data bus. 
The schematic was entered hierarchically to ease ' 1n 
debugging. Hierarchy • lS a design method where any 
redundancy, such as the two counters, nine three to one 
multiplexers, are repeated as a cell in the design. This 
reduces the efforts an<l eases the debugging. 
3.2 Operation of DRAM Controller 
The DRAM Controller has three basic functions: (1) to 
ensure the DRAM's receive the correct control signals (RAS, 
CAS and Read/Write) and addresses from the 80186 
microprocessor, (2) to provide the necessary refresh timing 
and addresses and (3) to arbitrate between (1) and (2). 
3.2.1 DRAM Controller Control Signals 
The PAL contains all the necessary logic to arbitrate 
between a memory refresh, a microprocessor read or a 
microprocessor write. 
~~ 
The logic for the PAL is shown in figure 17. The PAL 
has the necessary logic to arbitrate between a refresh cycle 
(RFSELL) or a memory read/write cycle (MEMSELL). The PAL 
also contains the necessary logic to decode the RAS and CAS 
control signals. 
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The four RAS and two CAS control signals are obtained 
by decoding the LA19, LAO and LBHE signals and is shown in 
figure 18. The Read/Write control signal (W) is generated 
by the microprocessor. 
3.2.2 DRAM Controller Memory Address Selection 
Cell MA9MUX uses the Address/Data Bus to send the 
addresses and data to the DRAM's. The selection of data is 
determined by the • nine three to one multiplexers and 
circuitry from the PAL. 
The nine addresses are generated by selecting either 
the lower ordered bits of the bus (LA<9:l>) which are the 
row addresses or the higher ordered bits (LA<18:10>) which 
are the column addresses. When alJ RAS's are inactive 
(high), the input to MUX31 (U3Ul), MUXSWL, is high which 
awaits the ROW addresses. This three to one multiplexer 
chooses between the refresh address that will be discussed 
shortly, the row address and the column address. When one 
RAS is active (low), MUXSWL waits one cycle as the row 
address • 1S latched and then turns low. The col.umn address 
is then latched onto the bus as CAS is active (low) on the 
next cycle. Data can then be read from the DRAM to the data 
bus or written from the microprocessor to the DRAM on the 
data bus depending on the Read/Write signal. 
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3.2.3. DRAM Controller Refresh Address Generation 
One counter running from the microprocessor's clock 
monitors the cycles between refreshes to ensure that the 4 
ms time between refreshes is met. It is named COUNTS and 
labeled U2 on the schematic. At the refresh count of 128, a 
Refresh Demand (RFDMD) signal turns off Memory Select 
(MEMSELL = 1) and turns on Refresh Select (RFSELL = 0). 
'RFDMD i.s active for another 128 cycles of the 256 counter. 
The signal Memory Ac~nowledge (MACKL) signals the 
microprocessors that it must wait until refreshing • lS 
complete. This signal is connected to the microprocessor's 
READY signal. 
The second counter (COUNTS in MA9MUX, labeled U3U2) • lS 
used as the refresh address generator with the signal RFSELL 
as the clock for this counter. 
The 3:1 multiplexer switches between the refresh 
address when RFSELL 0 (MEMSELL is equal to 1), tqe row 
addresses when MEMSELL = 0 and MUXSWL = 1 and the column 
addresses when MEMSELL = 0 and MUXSWL = 0. The output of 
the multiplexer are the.memory addresses MA<8:0>. 
From the schematic, an automatic netlist was obtained 
so that-- logic and timing simulation can be performed. The 
layout is also automatically generated at the vendor site 




4.0 Timing Results and Conclusion 
DECSIMf was used as the logic and timing simulator and a 
summary of the DRAM Controller's key timing results is shown 
in figure 19. The complete timing vector output is shown in 
Appendix II. 
In Appendix II, the numbers running down the left side 
of the page are the time in nanoseconds. The name of the 
signal appears on the top of the page. When the 'I' is to 
the left of its column, the signal is a logic '0'. When the 
'I' is to the right side of the column, the signal • 1S a 
1 cg i C ' 1' . Finally, when the signal is in the 'U' state, 
the signal is undefined in the z state. 
To limit the pages, the timing between 1000 nanoseconds 
and 11400 nanoseconds has been eliminated since there is no 
change of data. The time from 11400 nanoseconds and 12800 
nanoseconds is when Refresh Request (RFRQ) is active. This 
signal is used to add refresh signals when the 
microprocessor is idle. The 'U' in the MAO-MAS signals 
results from holding CPUST active. 
The values in figure 19 were obtained by analyzing the 
control, address, and data signals as they switched. As an 
example, tRLCL is 90 nanoseconds (480 - 390 = 90) for the 
DRAM Controller which is under the DRAM timing specification 
of 100 nanoseconds as shown in- figure 11. Also the • • m1n1mum \..-
tTrademark of Digital Equipment Corporation 
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, 
DRAM Read and Write timing specification of 330 nanoseconds 
is 400 nanoseconds by the DRAM Controller. 
The refreshing technique used by this design • lS a 
'distributed-burst' technique. RFDMD becomes active at 
after one hundred and twenty eight clock cycles and 
• lS 
active for another one hundred and twenty eight cycles. A 
refresh cycle requires four clock cycles. Thus, thirty two 
rows are refreshed every 12.8 microseconds with a 10 MHz 
clock. This is repeated eight times to refresh all two 
hundred and fifty I six rows. The total time between 
refreshes on one row is 204.8 microseconds, well under the 
spec of 4 milliseconds. Also, while in refresh mode, the 
DRAM Controller, prevents the microprocessor from accessing 
the DRAM'S. 
The results show that the gate array representation of 
the DRAM Controller meets the timing requirements for a 256K 
DRAM with a 330 nanosecond minimum Read or Write cycle time, 
gives the necessary refresh cycles to ensure data retention, 
and successfully arbitrates between the two. From here, the 
design I lS ready to be automatically routed and have exact 
capacitive timing analysis be performed on the layout. Once 
this is accomplished, the device is ready to be processed, 
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Figure 6. Gated Flip Flop Sense Amplifier [11) 
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Figure 14. DRAM RAS-ONLY Refresh Cycle Timing 
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Ll6R6A PAL Design Specification 
Jesse Newcomb 12/28 84 -2 DRAM Controller 
Compugraphic 
/CLKOUT STCYC /MEMEN LA19 LAO /LBHE CPUST RFDMD RFRQ GND /PDB 
/MEMSEL /CAS1 /CASO /RASLl /RASHl /RASLO /RASHO /RFSELL VCC 
RASH! := MEMEN * /RFDMD * STCYC * LBHE * LA19 
+ RFDMD * /MEMSEL * STCYC 
+ RASHl * /MEMEN * /RFSEL 
+ RFRQ * CPUST * /MEMEN * STCYC 
+RASH!* /MEMSEL * STCYC 
RASLl := MEMEN * /RFDMD * STCYC */LAO* LA19 
+ RFDMD * /MEMSEL * STCYC 
+ RASLl * /MEMEN * /RFSEL 
+ RFRQ * CPUST * /MEMEN * STCYC 
+ RASLl * /MEMSEL * STCYC 
RASHO := MEMEN * /RFDMD * STCYC * LBHE * /LA19 
+ RFDMD * /MEMSEL * STCYC 
+ RASHO * /MEMEN * /RFSEL 
+ RFRQ * CPUST * /MEMEN * STCYC 
+ RASHO * /MEMSEL * STCYC 
RASLO := MEMEN * /RFDMD * STCYC */LAO* /LA19 
+ RFDMD * /MEMSEL * STCYC 
+ RASLO * /MEMEN * /RFSEL 
+ RFRQ * CPUST * /MEMEN * STCYC 
+ RASLO * /MEMSEL * STCYC 
CAS1 := MEMSEL * MEMEN * RASH! * LA19 
+ MEMSEL * MEMEN * RASLl * LA19 
CASO := MEMSEL * MEMEN * RASHO * /LA19 
+ MEMSEL * MEMEN * RASLO * /LA19 
MEMSEL := /RFDMD * /RFSEL * /RFRQ 
+ MEMSEL *RASH!* /RFSEL 
+ MEMSEL * RASLl * /RFSEL 
+ MEMSEL * RASHO * /RFSEL 
+ MEMSEL * RASLO * /RFSEL 
+ MEMSEL * /STCYC * /RFSEL 
+ /RFDMD * /RFEL * MEMEN 
RFSEL := RFDMD * STCYC * /MEMSEL 
+ RFRQ * CPUST * /MEMEN * /MEMSEL 
+ RFSEL * RASH! 
+ RFSEL * RASLl 
+ RFSEL * RASHO 
+ RFSEL * RASLO 
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Figure 19. Timing Simulation Results for DRAM Controller 
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